



ASI Receiver Core V3.0

Product Brief (January 2013 - Rev A)

Features

Multi mode ASI receiver

- European standard EN50083-9 Annex B
- Drop-in module for Spartan-6[™], Virtex-6[™], Artix-7[™], Kintex-7[™] and Virtex-7[™] FPGAs
- 135MHz Single Clock (27MHz supported)
- Supports 188 or 204 bytes packet input
- Supports direct ASI interface (clock recovery from Data)
- Supports Data Packet or Data Burst format
- Single channel support for multi channel
- Full synthesizable RTL VHDL design (not delivered) for easy customization
- · Design delivered as Netlist

Applications

ASI Receiver may be used in applications related to DVB/MPEG-2 transport streams.

Description

The MVD ASI receiver core is a drop-in module that includes the following functions:

- · Clock/Data recovery
- Serial/parallel Conversion
- Sync Byte (FC Comma Detection)
- 8B/10B decoding
- Auto adaptation to 188/204 bytes packet Input
- 188/204 bytes MPEG-TS output

No external components required (1)



ASI receiver core requires a 270 MHz reference clock usually internally generated with a 135MHz external oscillator. Consultus for more details on clock generation and distribution.

Resource Utilization The core configuration may be set by conditional synthesis.

	Slices	LUTs	BRAMs (18k)	DSP48	CMT	BUFG	Deliverables :
Series-6	70	190	0	0	1	6	- Datasheet - Netlist for core
Series-7	60	180	0	0	1	6	

Ordering information and related cores

Designation	
MVD ASI RX NET	

(1) External equalizer and/or transformer is recommended for long cable interfaces.

VHDL source code: can be delivered as an option under NDA and other specific clauses

Related cores : Cable Modulator J83B, DVB-C, DVB-S, DVB-T/H, DVB Remultiplexer, ATSC modulator and/or ASI Transmitter cores, contact us at info cores@mvd-fpga.com