Formation - Microcontroleurs STR9 (reference 004337A)
 
    Partners
    
           
    Related courses
  • MVD is offering a course on USB, reference 002606A
  • MVD is offering a course on CAN, reference 002601A
  • MVD is offering a course on Ethernet, reference 003367A
    
           
    Practical labs
  • For on-site courses, labs can be run under 4 possible environments :
    • IAR
    • Keil
    • GNU/Raisonance
    • GNU/Lauterbach
  • For open courses, labs are run under Keil environment
    
           
    Prerequisites
  • Experience of a processor or DSP is recommended
    
             
  Course Objectives
  • The course details the hardware implementation of the STR91x microcontrollers
  • The boot sequence and the clocking are explained
  • The course focuses on the low level programming of the ARM966 CPU
  • Practical labs on integrated peripherals are based on I/O functions provided by ST
    
           
    Duration
  • 4-day course
    
           
    Topics

(The full description of this course can be provided on request)

INTRODUCTION TO STR91XF

  • ARM core based architecture
  • Features of AHB and APB buses
  • The main three blocks : platform, core and input / output peripherals

THE ARM966E-S CPU

  • Operating modes : user, system, super, IRQ, FIQ, undef and abort
  • Pipeline, calculation of the CPI
  • Branch cache
  • Clarifying the data path
  • Tightly Coupled Memories
  • ARM vs Thumb instruction sets, interworking
  • Stack management
  • Benefits of condition set capability in ARM state
  • C-to-Assembly interface
  • Exception mechanism, handler table
  • Debug facilities

INFRASTRUCTURE

  • AHB/APB Bridges, split transactions, error handling
  • Internal 96 KB SRAM,
  • Flash memory
  • Program and erase sequences
  • VIC Interrupt controller
  • Wake-up / interrupt unit
  • System timers : Real Time Clock, Watchdog timer

HARDWARE IMPLEMENTATION

  • Low voltage detectors
  • Clocking
  • Reset causes
  • Start-up sequence, fetch of the first instruction
  • Low power modes
  • External Memory Interface
  • I/O Ports

NON COMMUNICATION ORIENTED INPUT / OUTPUT PERIPHERALS

  • Timers
  • Output compare and input capture capabilities, force compare modes
  • One pulse mode
  • Output PWM mode, on-the-fly modification of the duty cycle
  • Input PWM mode, pulse measurement
  • DMA controller
  • Request priority management between the 16 channels
  • Scatter / gather operation, transfer descriptor chaining
  • Error management
  • Analog-to-Digital Converter
  • One-shot or continuous conversion
  • Analog watchdog with interrupt generation
  • 3-phase induction motor controller
  • Tacho counter operating modes
  • Rotor speed measurement
  • Dead time generator

COMMUNICATION CONTROLLERS

  • I2C interface
  • I2C protocol basics
  • Slave mode vs master mode
  • Support for DMA
  • Synchronous Serial Peripheral [SSP]
  • SPI protocol basics
  • Queue mode operation
  • Transfer sequence
  • UART
  • Queue operation mode
  • Hardware flow control
  • IrDA mode
  • Support for DMA
  • CAN controller
  • CAN protocol basics
  • CAN controller organization
  • Message objects
  • Filtering of received messages
  • FIFO mode management
  • USB slave interface
  • USB protocol basics
  • Buffer description block, buffer descriptor table
  • DMA controller used to move data between buffers and EndPoints
  • Endpoint initialization
  • Fast Ethernet controller
  • 802.3 MAC basics
  • Connection to the PHY : MII bus
  • Management interface, auto-negotiation
  • DMA controller operation
  • Frame filtering
  • VLAN support
  • Error management
    
           
    Documentation

Training manuals will be given to participants during training. Precise and easy of use, those notes can be used as a reference afterwards. 		   
           
    Other trainings :

If you want to know our other training courses and their contents, you can consult or download our complete training courses list on this page : Training courses - General presentation