| |
| Formation - Microcontrôleurs
AT91RM9200 - Implementation (reference
004749A) |
|
| |
| |
|
|
|
On-site only course |
|
|
| |
|
|
|
|
|
|
| |
|
 |
|
Related courses
- MVD is offering a course on CAN,
reference 002601A
- MVD is offering a course on Ethernet,
reference 003367A
- MVD is offering a course on USB,
reference 002606A
|
|
|
 |
|
|
|
|
|
|
| |
|
 |
|
Practical labs
- Labs can be run under 4 possible
environments :
- IAR
- Keil
- GNU/Lauterbach
- GNU/BDI2000
|
|
|
 |
|
|
|
|
|
|
| |
|
 |
|
Prerequisites
- Experience of a
processor or DSP is recommended
|
|
|
| |
|
|
|
|
|
|
 |
|
 |
|
Course Objectives
- The course
details the hardware implementation of
the AT91RM9000
- The ARM920T
operation is detailed, particularly cache
and MMU
- The boot
sequence and the clocking are explained
- Practical
labs on integrated peripherals are based
on I/O functions provided by Atmel
- The course
provides examples of internal peripheral
software drivers
|
|
|
 |
|
|
|
|
|
|
| |
|
 |
|
Duration
|
|
|
 |
|
|
|
|
|
|
| |
|
 |
|
Topics (The full description of this course
can be provided on request)
INTRODUCTION TO AT91RM9200
- ARM core based architecture, AMBA buses
- The main three blocks : platform, core
and input / output peripherals
THE ARM920T CORE
- Presentation of the core, architecture
and programming model
- Operating modes : user, system, super,
IRQ, FIQ, undef and abort
- ARM vs Thumb instruction sets,
interworking
- Access to memory-mapped locations,
addressing modes
- Stack management
- C-to-Assembly interface
- Exception mechanism, handler table
- MMU, format of page descriptor tables
- Cache operation
- Debug facilities
INFRASTRUCTURE
- Power supplies, internal regulator
- Power-on sequence
- Clock generator, on-chip oscillator, PLL
- Boot program
- Memory controller
- Internal high-speed flash
- External Bus Interface
- Power management controller
- Advanced interrupt controller
- Parallel input / output controller
- Peripheral DMA controller
TIMERS
- Periodic Interval Timer
- Windowed Watchdog
- Real-time timer
- 3-channel timer / counter
COMMUNICATION CONTROLLERS
- 2-wire interface
- I2C protocol basics
- Transmit and receive sequences
- SPI
- Master / slave operation
- External chip-select
- Transfer sequence
- USART
- Individual baud rate generators
- IrDA modulation / demodulation
- RS485 support
- Flow control
- Synchronous Serial Controller
- I2S analog interface support
- Time Division Multiplexed support
- High speed continuous data stream
capabilities
- Ethernet MAC
- Full duplex vs half duplex operation
- Accessing PHY registers, auto-negotiation
- Receive and Transmit buffer management,
buffer descriptors
- Incoming frame filtering
- USB device
- Full speed operation
- Endpoint configuration
- USB host
- Overview of the OHCI specification
- Understanding how USB packets are
prepared and scheduled for transmission,
transfer descriptor
- Multimedia Card Interface (on demand)
- MMC and SD card basics
- Command / response protocol
- Read sequence
- Write sequence
- Related interrupts
|
|
|
 |
|
|
|
|
|
|
| |
|
 |
|
Documentation
Training manuals will be given to participants
during training. Precise and easy of use, those
notes can be used as a reference afterwards. |
|
|
 |
|
|
|
|
|
|
| |
|
 |
|
Other trainings :
If you want to know our other training courses
and their contents, you can consult or download
our complete training courses list on this page :
Training courses - General
presentation |
|
|
 |
|
|
|
|
|
|
|