
COMPACT PCI 2.0 BUS

Ref : 002598A

Duration : 1 day

OBJECTIVES

- Focus on Compact PCI hardware interface
- Hardware and software additional requirements to support hot swap
- Implementation of a non-transparent 21554 intel PCI-to-PCI bridge frequently used in Compact PCI systems

PREREQUISITES

- Knowledge of PCI bus is recommended

RELATED COURSES

- PCI 3.0 bus (002596A)
- processors that include a PCI interface : Freescale MCF548X, MPC834X, MPC85XX
- A specific course details the implementation of the Xilinx PCI logicore (reference 002841A)



Contact

Tel : 05 62 13 52 32
Fax : 05 61 06 72 60
training@mvd-fpga.com

Course also available
customized

Next sessions, see : <http://www.mvd-fpga.com/en/formationsCalend.html>

TOPICS

THE CompactPCI BUS

- introduction
- Objectives
- Backplane design rules
- Board design rules
- Electrical requirements on the system board

HOT SWAP

- Architecture model, compliance levels
- Hot swap additional signals
- Insertion & extraction sequences

CompactPCI 2.0 R3.0 Extension

THE NON-TRANSPARENT 21554 PCI-TO-PCI BRIDGE

- Address decoding
- I2O specification objectives, implementation in the 21554

DOCUMENTATION

Training manuals will be given to attendees during training in print.