DVB-S modulator
  DVB-S modulator  
  The DVB-S modulator modulates an MPEG-TS DVB-SPI input into a QPSK output in baseband I/Q. DVB-S QPSK modulator block diagram  

The MVD DVB-S core is a drop-in module for FPGA that includes the following functions:
  • Input data framer from DVB-SPI source (MPEG-TS flow)
  • DVB-S Modulator
    • Energy dispersal
    • Reed Solomon encoder
    • Enterleaver
    • convolutional encoder and puncturing
  • RRC filter
  • Flexible Digital Up Sampler
  • Output for complex DAC (2x16bits)

  • DVB-S (ETS 300 421) Compliant baseband transmitter for Satellite Modem Termination Systems (SMTS)
  • Drop-in module for: Spartan®-6, Virtex®-6/7, Kintex™-7, Artix™-7, Zynq™
  • Single clock (up to 160 MHz)
  • Robust SPI input (discarding incorrect input packets)
  • PCR re-stamping
  • Programmable symbol rates
  • Programmable 1/2, 2/3, 3/4, 5/6 and 7/8 punctured FEC
  • Complex base band output (2 x 16 bits)
  • Fully synthesisable RTL VHDL design (not delivered) for easy customization
  • Design delivered as Netlist
  • MER > 40dB

The MVD DVB-S may be used in applications related to satellite transmission.

The MVD DVB-S modulator core is delivered for baseband output to be natively connected to AD9789 DAC from Analog Devices.
When associated to our Up Converter IP cores it can be used in RF applications with RF DAC such as AD9739A from Analog Devices or MAX5881 from Maxim.

Companion cores

Product brief        
Data sheet        
Sales: info_cores@mvd-fpga.com
Technique: support_cores@mvd-fpga.com